

10-02-00

A

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new non-provisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P9737Total Pages 2First Named Inventor or Application Identifier Tony HamiltonExpress Mail Label No. EL627466588US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 18)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 2)
4. X Oath or Declaration (Total Pages 5)
 - a. Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission

(if applicable, all necessary)

- a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & documents(s))
9. ☐ a. 37 CFR 3.73(b) Statement (where there is an assignee)
☒ b. Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ a. Information Disclosure Statement (IDS)/PTO-1449
☐ b. Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ a. Small Entity Statement(s)
☐ b. Statement filed in prior application, Status still proper and desired
15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. Other: Certificate of Express Mail with copy of postcard showing
contents of Express Mail package.

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)
of prior application No:

18. Correspondence Address

☐ Customer Number or Bar Code Label
(Insert Customer No. or Attach Bar Code Label here)
or

☒ Correspondence Address Below

NAME John Patrick Ward, Reg. No. 40,216
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard
Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

12/01/97

- 2 -

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

FEE TRANSMITTAL FOR FY 2000**TOTAL AMOUNT OF PAYMENT (\$)** \$1296.00**Complete if Known:**Application No. Not Yet AssignedFiling Date HerewithFirst Named Inventor Tony HamiltonGroup Art Unit Not Yet AssignedExaminer Name Not Yet AssignedAttorney Docket No. 042390.P9737

JC929 U.S. PTO

09/677261

**METHOD OF PAYMENT (check one)**

1. ☒ **The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:**

Deposit Account Number 02-2666

Deposit Account Name _____

- ☒ **Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17**

2. ☒ **Payment Enclosed:**

☒ **Check**_____ **Money Order**_____ **Other****FEE CALCULATION****1. BASIC FILING FEE**

<u>Large Entity</u>		<u>Small Entity</u>		<u>Fee Description</u>	<u>Fee Paid</u>
<u>Code</u>	<u>Fee (\$)</u>	<u>Code</u>	<u>Fee (\$)</u>		
101	690	201	345	Utility application filing fee	<u>690.00</u>
106	310	206	155	Design application filing fee	_____
107	480	207	240	Plant filing fee	_____
108	690	208	345	Reissue filing fee	_____
114	150	214	75	Provisional application filing fee	_____
SUBTOTAL (1) \$					<u>690.00</u>

2. EXTRA CLAIM FEES

		<u>Extra Claims</u>	<u>Fee from below</u>	<u>Fee Paid</u>
Total Claims	<u>45</u>	- 20** = <u>25</u>	X <u>18</u> =	<u>450.00</u>
Independent Claims	<u>5</u>	- 3** = <u>2</u>	X <u>78</u> =	<u>156.00</u>
Multiple Dependent			_____ =	_____

**Or number previously paid, if greater; For Reissues, see below.

<u>Large Entity</u>		<u>Small Entity</u>		<u>Fee Description</u>	
<u>Code</u>	<u>Fee (\$)</u>	<u>Code</u>	<u>Fee (\$)</u>		
103	18	203	9	Claims in excess of 20	
102	78	202	39	Independent claims in excess of 3	
104	260	204	130	Multiple dependent claim, if not paid	
109	78	209	39	**Reissue independent claims over original patent	
110	18	210	9	**Reissue claims in excess of 20 and over original patent	
SUBTOTAL (2) \$					<u>606.00</u>

01/10/2000

- 1 -

PTO/SB/17 (6/99)

Patent fees are subject to annual revisions. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid.

See Forms PTO/SB/09-12

FEE CALCULATION (continued)**3. ADDITIONAL FEES**


<u>Large Entity</u>		<u>Small Entity</u>		<u>Fee Description</u>	<u>Fee Paid</u>
<u>Fee Code</u>	<u>Fee (\$)</u>	<u>Fee Code</u>	<u>Fee (\$)</u>		
105	130	205	65	Surcharge - late filing fee or oath	_____
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	_____
139	130	139	130	Non-English specification	_____
147	2,520	147	2,520	For filing a request for reexamination	_____
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	_____
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	_____
115	110	215	55	Extension for response within first month	_____
116	380	216	190	Extension for response within second month	_____
117	870	217	435	Extension for response within third month	_____
118	1,360	218	680	Extension for response within fourth month	_____
128	1,850	228	925	Extension for response within fifth month	_____
119	300	219	150	Notice of Appeal	_____
120	300	220	150	Filing a brief in support of an appeal	_____
121	260	221	130	Request for oral hearing	_____
138	1,510	138	1,510	Petition to institute a public use proceeding	_____
140	110	240	55	Petition to revive unavoidably abandoned application	_____
141	1,210	241	605	Petition to revive unintentionally abandoned application	_____
142	1,210	242	605	Utility issue fee (or reissue)	_____
143	430	243	215	Design issue fee	_____
144	580	244	290	Plant issue fee	_____
122	130	122	130	Petitions to the Commissioner	_____
123	50	123	50	Petitions related to provisional applications	_____
126	240	126	240	Submission of Information Disclosure Stmt	_____
581	40	581	40	Recording each patent assignment per property (times number of properties)	_____
146	690	246	345	For filing a submission after final rejection (see 37 CFR 1.129(a))	_____
149	690	249	345	For each additional invention to be examined (see 37 CFR 1.129(a))	_____
Other fee (specify) _____					_____
Other fee (specify) _____					_____

SUBTOTAL (3) \$ 0

*Reduced by Basic Filing Fee Paid

SUBMITTED BY:

Typed or Printed Name: John Patrick Ward, Esq.

Signature:  Date: September 30, 2000

Reg. Number: 40,216 Deposit Account User ID: _____ (complete if applicable)

UNITED STATES PATENT APPLICATION
FOR
METHOD AND APPARATUS FOR PROVIDING DYNAMICAL
SCALABILITY

INVENTORS:

TONY HAMILTON

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1026

(408) 720-8598

"Express Mail" mailing label number EL627466588US

Date of Deposit: September 30, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231

Michelle Begay

(Typed or printed name of person mailing paper or fee)

Michelle Begay

(Signature of person mailing paper or fee)

September 30, 2000

Date

METHOD AND APPARATUS FOR PROVIDING DYNAMICAL SCALABILITY

FIELD OF THE INVENTION

This invention relates to computers. Specifically, this invention
5 relates to providing dynamical scalability to portable computers, including
notebook computers.

BACKGROUND OF THE INVENTION

Portable systems, such as notebook computers, have steadily become
10 more powerful with improved technology. Notebook computers are
popular because they are mobile and can be used in remote places such as
on airplanes. They can also be used in homes and offices with accesses to
AC outlets.

As the processor and bus speeds steadily rise and the graphics
15 performances steadily improve, the power dissipation of the system
components to support them also increases. Power dissipation is generally
not an issue when the notebook computer is connected to an external power
source such as an AC outlet because the power supply is infinite. When the
notebook computer relies on a battery as its power source, however, power
20 dissipation becomes important because the battery has a finite life span after
which it needs to be recharged.

It can be inconvenient and annoying for a user to run out of battery
charge while he is using his notebook computer, especially if he has no
immediate means to recharge the battery. Therefore, maximizing the
25 battery's life span is always desirable to provide the user with at least a

reasonable amount of time to use his notebook computer in a remote place such as on an airplane.

One solution to maximize battery life is offered by the Geyserville™ processor technology developed by the Intel Corporation located in Santa Clara, California. Geyserville extends the battery life by providing a dynamically scalable processor performance. Dynamic scaling refers to automatically adjusting the processor's performance state (processor's clock frequency and supply voltage) depending on the power source. Power dissipation of the processor is proportional to its clock frequency and to the square of its supply voltage. By slowing down the processor's clock and reducing the its supply voltage when the portable system is relying on the battery for its power source, the Geyserville technology dramatically reduces the processor's power dissipation.

The Geyserville solution is only a partial one however, and there is a further need to increase battery life span.

a) $\alpha = 0.05$		b) $\alpha = 0.01$		c) $\alpha = 0.001$	
test	power	test	power	test	power
1) χ^2	0.80	1) χ^2	0.75	1) χ^2	0.65
2) χ^2	0.75	2) χ^2	0.70	2) χ^2	0.60
3) χ^2	0.70	3) χ^2	0.65	3) χ^2	0.55
4) χ^2	0.65	4) χ^2	0.60	4) χ^2	0.50
5) χ^2	0.60	5) χ^2	0.55	5) χ^2	0.45
6) χ^2	0.55	6) χ^2	0.50	6) χ^2	0.40
7) χ^2	0.50	7) χ^2	0.45	7) χ^2	0.35
8) χ^2	0.45	8) χ^2	0.40	8) χ^2	0.30
9) χ^2	0.40	9) χ^2	0.35	9) χ^2	0.25
10) χ^2	0.35	10) χ^2	0.30	10) χ^2	0.20
11) χ^2	0.30	11) χ^2	0.25	11) χ^2	0.15
12) χ^2	0.25	12) χ^2	0.20	12) χ^2	0.10
13) χ^2	0.20	13) χ^2	0.15	13) χ^2	0.05
14) χ^2	0.15	14) χ^2	0.10	14) χ^2	0.02
15) χ^2	0.10	15) χ^2	0.05	15) χ^2	0.01
16) χ^2	0.05	16) χ^2	0.02	16) χ^2	0.005
17) χ^2	0.02	17) χ^2	0.01	17) χ^2	0.001
18) χ^2	0.01	18) χ^2	0.005	18) χ^2	0.0005
19) χ^2	0.005	19) χ^2	0.001	19) χ^2	0.0001
20) χ^2	0.001	20) χ^2	0.0005	20) χ^2	0.00005
21) χ^2	0.0005	21) χ^2	0.0001	21) χ^2	0.00001
22) χ^2	0.0001	22) χ^2	0.00005	22) χ^2	0.000005
23) χ^2	0.00005	23) χ^2	0.00001	23) χ^2	0.000001
24) χ^2	0.00001	24) χ^2	0.000005	24) χ^2	0.0000005
25) χ^2	0.000005	25) χ^2	0.000001	25) χ^2	0.0000001
26) χ^2	0.000001	26) χ^2	0.0000005	26) χ^2	0.00000005
27) χ^2	0.0000005	27) χ^2	0.0000001	27) χ^2	0.00000001
28) χ^2	0.0000001	28) χ^2	0.00000005	28) χ^2	0.000000005
29) χ^2	0.00000005	29) χ^2	0.00000001	29) χ^2	0.000000001
30) χ^2	0.00000001	30) χ^2	0.000000005	30) χ^2	0.0000000005
31) χ^2	0.000000005	31) χ^2	0.000000001	31) χ^2	0.0000000001
32) χ^2	0.000000001	32) χ^2	0.0000000005	32) χ^2	0.00000000005
33) χ^2	0.0000000005	33) χ^2	0.0000000001	33) χ^2	0.00000000001
34) χ^2	0.0000000001	34) χ^2	0.00000000005	34) χ^2	0.000000000005
35) χ^2	0.00000000005	35) χ^2	0.00000000001	35) χ^2	0.000000000001
36) χ^2	0.00000000001	36) χ^2	0.000000000005	36) χ^2	0.0000000000005
37) χ^2	0.000000000005	37) χ^2	0.000000000001	37) χ^2	0.0000000000001
38) χ^2	0.000000000001	38) χ^2	0.0000000000005	38) χ^2	0.00000000000005
39) χ^2	0.0000000000005	39) χ^2	0.0000000000001	39) χ^2	0.00000000000001
40) χ^2	0.0000000000001	40) χ^2	0.00000000000005	40) χ^2	0.000000000000005
41) χ^2					

5 Figure 1 is a block diagram of a system in which the method
according to one embodiment is implemented.

3

DETAILED DESCRIPTION

The present invention extends the dynamic scalability of the Geyserville technology beyond the processor. In one embodiment, system buses and other system components are dynamically scaled.

5 Scalability refers to increasing or decreasing certain attributes of a system's components such as clock frequencies, supply voltages, graphics performances, buffer strengths, and others. Dynamic scalability refers to scalability upon occurrence of a predetermined event, such as a power management event, without user intervention. In the ensuing description,
10 each attribute is described in relation to two performance states (high level and low level) between which scaling is performed. It is contemplated, however, that each attribute can be scaled among multiple performance states.

Fig. 1 is a block diagram of a system 10 in which the method
15 according to one embodiment of the present invention is implemented. In one embodiment, the system 10 is a computer. In other embodiments, system 10 can be a portable computer, a hand-held electronic device, and the like. In one embodiment, the computer 10 includes a System Management Controller (SMC) 12. The SMC 12 controls the transfer of data between the
20 chipsets and the peripheral devices such as the processor 16, the Input Output Control Hub (I/O CH) 30, the Graphics Memory Control Hub (GMCH) 26, the keyboard 34, and the Input Output Device (I/O Device) 36.

In one embodiment, the SMC 12 is formed of one or more layers including, for example, software, firmware, and hardware. In one
25 embodiment, the SMC 12 is connected to the chipsets and the peripheral devices by a first bus 14. In one embodiment, the first bus is referred to as the System Management Bus (SMBUS). In one embodiment, the chipsets include the GMCH 26 and the I/O CH 30. In one embodiment, the chipsets

provide the electronic interfaces between the processor 16, the memory sub system 20, and the graphics sub system 42.

A bus is a collection of wires through which data is transferred from one part of a computer to another. Two characteristics of every bus are its width and its clock speed. The width determines how much data can be transmitted at one time. For example, a 16-bit bus can transfer 16 bits of data, whereas a 32-bit bus can transmit 32 bits of data. The clock speed is measured in megahertz (MHZ) and indicates how fast the data is transferred. A higher bus clock speed requires a higher minimum bus supply voltage. If the data transmission load on the SMBUS 14 is low, for example, because of low activity, lowering the clock speed and the supply voltage of the SMBUS 14 can reduce the power dissipation of the SMBUS 14.

As stated previously, reducing the power dissipation is generally not an issue when the computer 10 is connected to an external power source such as an AC outlet because the power supply is infinite. When the computer 10 is connected to a battery, however, reducing the power dissipation provides a benefit in the form of increased battery longevity.

In one embodiment, the computer 10 includes an additional bus such as the Memory Bus (MBUS) 34. In one embodiment, the MBUS 34 connects the memory sub system 20 to the GMCH 26. In one embodiment, the MBUS 34 operates at a higher speed than the SMBUS 14.

Fig. 2 is a flow diagram of the method according to one embodiment to be implemented in the computer 10 of Fig. 1.

In one embodiment, the SMC 12 detects the predetermined power management event (at 102). In one embodiment, the power management event includes a change in the power source of the computer 10 from an external source to a battery or vice versa. Upon detecting the power management event, the SMC 12 automatically places the computer in a Low Activity State (at 104). In one embodiment, the Low Activity State includes

the Deep Sleep Power Management State (ACPI Specification C3 State).

ACPI Specification stands for Advanced Configuration and Power Interface Specification, Revision 2.0, published on July 27, 2000. During the C3 State, the clock generator 18 input to the components is disabled. That stops all
5 logical functions processing inside the components but allows the internal settings to be maintained (e.g., values stored in registers and caches).

Following, the SMC 12 utilizes a management command structure and an algorithm to send multiplexed commands by utilizing the SMBUS 14 to perform various scaling operations (at 106, 108, 110 and 112). Sending
10 multiplexed commands refers to combining the command signals into one signal for transmission to the multiple components. Two communications devices are used for multiplexing: a multiplexor residing in the SMC 12 to combine the command signals into one signal and a demultiplexor residing in the component unit to separate the command signal pertaining to that
15 component. Sending commands in a multiplexed fashion allows for the scaling operations (at 106-112) to occur simultaneously. In an alternative embodiment, the SMC 12 sends individual commands instead of multiplexed commands.

In one embodiment, performing a scaling operation includes
20 changing the setting of a performance register inside the component. The algorithm contains the predetermined performance register settings and is automatically executed by the SMC 12 upon the occurrence of the power management event. In one embodiment, the algorithm has two predetermined settings (high level and low level) for each of the attributes to
25 be scaled. In other embodiments, programmable devices such as fuse banks and non-volatile memory are used instead of the performance registers.

In one embodiment, the frequencies of the processor clock, the memory sub system clock, and the clock generator 18 are scaled between a high level and a low level (at 106) depending on the power management

event. In one embodiment, the high level is 133 MHZ and the low level is 100 MHZ. The clock frequencies are set to the low level if the computer 10 power source was changed from the outside source to the battery. The clock speeds are set to the high level if the computer 10 power source was

5 changed from the battery to the outside source.

In one embodiment, the setting of the performance register represents bus fraction data specifying the ratio of the component's clock frequency to the clock generator 18 output.

In one embodiment, the buffer strength of the chipset 40 is scaled

10 between a high level and a low level (at 108). The chipset buffers drive the SMBUS 14 and the MBUS 34 by reading data from and writing data onto the buses 14 and 34. The chipset buffers act as holding areas, enabling the processor 16 to manipulate data before transferring it to the buses 14 and 34. The chipset buffers compensate for the speed differences between the

15 processor 16 and the buses 14 and 34. Buffer strength can be scaled between a high level and a low level, based on the data transmission load and clock frequencies of the buses 14 and 34. A higher buffer strength requires a higher minimum bus supply voltage. By scaling the buffer strength to the low level when the computer 10 is using the battery as its power source,

20 power dissipation is reduced. In one embodiment, the buses speeds are scaled (at 110) between a high level and a low level. In one embodiment, the high level is 133 MHZ and the low level is 100 MHZ. In another embodiment, the high level is 450 MHZ and the low level is 350 MHZ. The bus speeds of the SMBUS 14 and the MBUS 34 are scaled by scaling their

25 respective clock frequencies.

A minimum level of supply voltage is required to support the components clock frequencies and buffer strengths. In the embodiment, depending on the clock frequencies and buffer strengths, supply voltages of the respective components are scaled between a high level and a low level

(at 112). In one embodiment, the high level is 1.8 VDC and the low level is 1.3 VDC.

In another embodiment, the high level is 14.0 VDC and the low level is 8.0 VDC.

5 In one embodiment, the graphics performances are scaled between a high level and a low level. The high level includes the 4X performance level under the Accelerated Graphics Port (AGP) Interface Specification developed by the Intel Corporation. The low level includes the 2X performance level under the AGP Specification. The 4X performance level
10 requires higher minimum bus speeds and supply voltages than the 2X performance level. It is contemplated that in another embodiment, the low level includes the AGP Specification level 1X.

 The present invention thus extends the scalability feature of Geyserville beyond the processor to various components across the
15 computer 10 platform. By scaling to low levels various attributes of the components when a battery power source is utilized, power dissipation of the computer 10 is significantly reduced.

 The SMC 12 next determines if all scaling operations have been successfully performed (at 114). In one embodiment, predefined registers
20 including the model-specific registers (MSRs) or component ID registers are read to make that determination. The predefined registers may be updated by the components after the scaling operations have been successfully performed. If the scaling operations were successful, the SMC 12 removes the computer 10 from the Low Activity State (at 116).

25 In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set

forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

In addition, the methods as described above can be stored in memory of a computer system as a set of instructions to be executed. In addition, the instructions to perform the methods as described above could alternatively be stored on other forms of computer-readable mediums, including magnetic and optical disks. For example, the method of the present invention can be stored on computer-readable mediums, such as magnetic disks or optical disks that are accessible via a disk drive (or computer-readable medium drive).

Variable	Mean	Std. Dev.	Minimum	Maximum
1. Total sample	1.00	.00	1.00	1.00
2. Male	.50	.50	0.00	1.00
3. Female	.50	.50	0.00	1.00
4. Age	25.00	5.00	18.00	35.00
5. Education	12.00	2.00	10.00	16.00
6. Income	15.00	3.00	10.00	20.00
7. Employment	1.00	.00	1.00	1.00
8. Unemployment	.00	.00	0.00	0.00
9. Married	.50	.50	0.00	1.00
10. Single	.50	.50	0.00	1.00
11. Divorced	.00	.00	0.00	0.00
12. Widowed	.00	.00	0.00	0.00
13. Cohabiting	.00	.00	0.00	0.00
14. Partner	.00	.00	0.00	0.00
15. Children	1.00	.00	1.00	1.00
16. No children	.00	.00	0.00	0.00
17. Health	1.00	.00	1.00	1.00
18. Poor health	.00	.00	0.00	0.00
19. Good health	1.00	.00	1.00	1.00
20. Stress	1.00	.00	1.00	1.00
21. No stress	.00	.00	0.00	0.00
22. Anxiety	1.00	.00	1.00	1.00
23. No anxiety	.00	.00	0.00	0.00
24. Depression	1.00	.00	1.00	1.00
25. No depression	.00	.00	0.00	0.00
26. Substance use	1.00	.00	1.00	1.00
27. No substance use	.00	.00	0.00	0.00
28. Alcohol	1.00	.00	1.00	1.00
29. No alcohol	.00	.00	0.00	0.00
30. Drugs	1.00	.00	1.00	1.00
31. No drugs	.00	.00	0.00	0.00
32. Smoking	1.00	.00	1.00	1.00
33. No smoking	.00	.00	0.00	0.00
34. Exercise	1.00	.00	1.00	1.00
35. No exercise	.00	.00	0.00	0.00
36. Diet	1.00	.00	1.00	1.00
37. No diet	.00	.00	0.00	0.00
38. Sleep	1.00	.00	1.00	1.00
39. No sleep	.00	.00	0.00	0.00
40. Hydration	1.00	.00	1.00	1.00
41. No hydration	.00	.00	0.00	0.00
42. Sun protection	1.00	.00	1.00	1.00
43. No sun protection	.00	.00	0.00	0.00
44. Skin care	1.00	.00	1.00	1.00
45. No skin care	.00	.00	0.00	0.00
46. Hair care	1.00	.00	1.00	1.00
47. No hair care	.00	.00	0.00	0.00
48. Grooming	1.00	.00	1.00	1.00
49. No grooming	.00	.00	0.00	0.00
50. Appearance	1.00	.00	1.00	1.00
51. No appearance	.00	.00	0.00	0.00
52. Confidence	1.00	.00	1.00	1.00
53. No confidence	.00	.00	0.00	0.00
54. Self-esteem	1.00	.00	1.00	1.00
55. No self-esteem	.00	.00	0.00	0.00
56. Social skills	1.00	.00	1.00	1.00
57. No social skills	.00	.00	0.00	0.00
58. Communication	1.00	.00	1.00	1.00
59. No communication	.00	.00	0.00	0.00
60. Interpersonal	1.00	.00	1.00	1.00
61. No interpersonal	.00	.00	0.00	0.00
62. Relationships	1.00	.00	1.00	1.00
63. No relationships	.00	.00	0.00	0.00
64. Friendships	1.00	.00	1.00	1.00
65. No friendships	.00	.00	0.00	0.00
66. Romantic	1.00	.00	1.00	1.00
67. No romantic	.00	.00	0.00	0.00
68. Sexual	1.00	.00	1.00	1.00
69. No sexual	.00	.00	0.00	0.00
70. Intimacy	1.00	.00	1.00	1.00
71. No intimacy	.00	.00	0.00	0.00
72. Trust	1.00	.00	1.00	1.00
73. No trust	.00	.00	0.00	0.00
74. Honesty	1.00	.00	1	

1 1. A method including:
2 detecting a power management event in a system; and
3 dynamically adjusting, in response to the power management event,
4 the performance states of a plurality of system components including system
5 buses.

1 3. The method of claim 1, wherein the system chipset drives the
2 system buses.

1 5. The method of claim 1, wherein the components include the
2 memory subsystem, the graphics subsystem and the processor.

7. The method of claim 1, wherein adjusting the performance states of the components includes adjusting the components supply voltages and clock frequencies.

1 9. The method of claim 1, wherein dynamically adjusting the
2 performance states includes automatically placing the system in the deep
3 sleep state (ACPI Specification C3 State) upon the occurrence of the power
4 management event to adjust the performance states of the system
5 components.

1 10. A method including:

2 detecting a power management event in a system; and

3 automatically placing the system in a low activity state, in response to

4 the power management event,

5 adjusting the performance states of a plurality of system buses, and

6 adjusting the performance states of a plurality of system components.

1 11. The method of claim 10, wherein the power management event
2 includes a change in the system power source from an AC outlet to a battery
3 or vice versa.

1 12. The method of claim 10, wherein the system chipset drives the
2 system buses.

1 13. The method of claim 10, wherein adjusting the performance
2 states of the system buses includes adjusting the chipset buffer strength, the
3 system buses supply voltages and the system buses clock frequencies.

1 14. The method of claim 10, wherein the components include the

2 processor, the memory subsystem and the graphics subsystem.

1 15. The method of claim 10, wherein the performance states are
2 adjusted between a high level and low level.

1 16. The method of claim 10, wherein adjusting the performance
2 state of the components includes adjusting the components supply voltages
3 and clock frequencies.

1 17. The methods of claim 16, wherein adjusting the performance
2 state of the graphics subsystem includes selecting one predetermined level
3 from two predetermined AGP Specification graphics performance levels.

1 18. The method of claim 15, wherein the low activity state is the
2 deep sleep state (ACPI Specification C3 State).

1 19. A system comprising:
2 a detector adapted to detect generation of a power
3 management event; and
4 a controller to automatically adjust, in response to the power
5 management event, the performance states of a plurality of system
6 components including system buses.

1 20. The system of claim 19, wherein the power of management
2 event includes a change in the system power source from an AC outlet to a
3 battery or vice versa.

1 21. The system of claim 19, wherein the system chipset drives the
2 system buses.

1 23. The system of claim 19, wherein the components include the
2 processor, the memory subsystem and the graphics subsystem.

1 24. The system of claim 19, wherein the performance states are
2 adjusted between a high level and a low level.

1 25. The system of claim 19, wherein adjusting the performance
2 states of the components includes adjusting the components supply voltages
3 and clock frequencies.

1 26. The system of claim 25, wherein adjusting the performance
2 state of the graphics subsystem includes selecting one predetermined level
3 from two predetermined AGP Specification graphics performance levels.

1 27. The system of claim 19, wherein the low activity state is the
2 deep sleep state (ACPI Specification C3 State).

1 28. An apparatus comprising:
2 a detector adapted to detect generation of power
3 management event; and
4 a controller to automatically adjust, in response to the power
5 management event, the performance states of a plurality of system
6 components including system buses.

1 29. The apparatus of claim 28, wherein the power of management

3 executed by a processor, cause the processor to perform a method
4 comprising:
5 detecting a power management event in a system; and
6 dynamically adjusting, in response to the power management
7 event, the performance states of a plurality of system components including
8 system buses.

1 38. The computer-readable medium of claim 37, wherein the
2 power management event includes a change in the system power source
3 from an AC outlet to a battery or vice versa.

1 39. The computer-readable medium of claim 37, wherein the
2 chipset drives the system buses.

1 40. The computer-readable medium of claim 37, wherein adjusting
2 the performance states of the system buses includes adjusting the chipset
3 buffer strength, the system buses supply voltages and the system buses clock
4 frequencies.

1 41. The computer-readable medium of claim 37, wherein the
2 components include the memory subsystem, the graphics subsystem and the
3 processor.

1 42. The computer-readable medium of claim 37, wherein the
2 performance states are adjusted between a high level and a low level.

43. The computer-readable medium of claim 37, wherein adjusting the performance states of the components includes adjusting the components supply voltages and clock frequencies.

1 44. The computer-readable medium of claim 43, wherein adjusting
2 the performance state of the graphics subsystem includes selecting one
3 predetermined level from two predetermined AGP Specification graphics
4 performance levels.

1 45. The computer-readable medium of claim 37, wherein
2 dynamically adjusting the performance states includes automatically placing
3 the system in the deep sleep state (ACPI Specification C3 State) upon the
4 occurrence of the power management event to adjust the performance states
5 of the system components.

ABSTRACT OF THE DISCLOSURE

A method and apparatus to detect a power change in a system (e.g. computer) and to automatically adjust, in response to the power change, the performance states (e.g. supply voltages, clock frequencies and buffer strengths) of a plurality of system components (e.g. buses). The apparatus includes a detector and a controller.




Fig. 1




Fig. 2

As a below named inventor, I hereby declare that:

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
METHOD AND APPARATUS FOR PROVIDING DYNAMICAL SCALABILITY

[illegible]

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Priority
Claimed

(Number)	(Country)	(Foreign Filing Date - MM/DD/YYYY)	Yes	No
(Number)	(Country)	(Foreign Filing Date - MM/DD/YYYY)	Yes	No
(Number)	(Country)	(Foreign Filing Date - MM/DD/YYYY)	Yes	No

(Application Number) (Filing Date – MM/DD/YYYY)

(Application Number) (Filing Date – MM/DD/YYYY)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Number)	(Filing Date – MM/DD/YYYY)	(Status -- patented, pending, abandoned)
----------------------	----------------------------	---

(Application Number)	(Filing Date – MM/DD/YYYY)	(Status -- patented, pending, abandoned)
----------------------	----------------------------	---

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to John P. Ward, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to John P. Ward, (408) 720-8300.
(Name of Attorney or Agent)

[illegible]

Post Office Address _____

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadieu, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Florin Corie, Reg. No. 46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. 46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. 46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 37,374; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Libby N. Ho, Reg. No. 46,774; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; George Brian Leavell, Reg. No. 45,436; Kurt P. Leyendecker, Reg. No. 42,799; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Robert G. Litts, Reg. No. 46,876; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Gregg A. Peacock, Reg. No. 45,001; Marina Portnova, Reg. No. 45,750; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Tom Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. 46,322; Thomas C. Webster, Reg. No. 46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; Justin M. Dillon, Reg. No. 42,486; Thomas S. Ferrill, Reg. No. 42,532; and Raul Martinez, Reg. No. 46,904, my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.